Reverse programmed SONOS memory technique for 0.18μm embedded utilization
نویسندگان
چکیده
منابع مشابه
A hot hole-programmed and low-temperature-formed SONOS flash memory
In this study, a high-performance TixZrySizO flash memory is demonstrated using a sol-gel spin-coating method and formed under a low annealing temperature. The high-efficiency charge storage layer is formed by depositing a well-mixed solution of titanium tetrachloride, silicon tetrachloride, and zirconium tetrachloride, followed by 60 s of annealing at 600°C. The flash memory exhibits a notewor...
متن کاملMemory Utilization in Software DSM for Embedded Systems
Software Distributed Shared Memory (S-DSM) systems support parallel programming by implementing a shared memory on top of distributed system. It frees programmer from communication complexities to concentrate to parallel algorithms. However, there is a drawback: current S-DSM systems waist memory on all processors. Therefore it is hard to be implemented to embedded systems, which have small res...
متن کاملBalanced Redundancy Utilization in Embedded Memory Cores for Dependable Systems
Advances in revolutionary System-on-Chip (SoC) technology mainly depend on the high performance and ultra dependable system core components. Among those core components, embedded memory system core, currently acquiring 54% of SoC area share, will continue its domination of SoC area share as it is anticipated to approach about 94% of SoC area share by the year 2014. Since memory cells are consid...
متن کاملAn Optimization Technique for Low-Energy Embedded Memory Systems
On-chip memories generally use higher supply (VDD) and higher threshold (Vth) voltages than those of logic parts to improve the static noise margin and to suppress the static energy consumption. However, the higher VDD increases the dynamic energy consumption. This paper proposes a hybrid memory architecture which consists of the following two regions; (1) a dynamic energy conscious region whic...
متن کاملA Memory Power Optimization Technique for Application Specific Embedded Systems
In this paper, a novel application specific power optimization technique utilizing small instruction ROM which is placed between an instruction cache or a main program memory and CPU core is proposed. Our optimization technique targets embedded systems which assume the following: (i) instruction memories are organized by two on-chip memories, a main program memory and a subprogram memory, (ii) ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Tsinghua Science and Technology
سال: 2007
ISSN: 1007-0214
DOI: 10.1016/s1007-0214(07)70183-9